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Abstract. A new strategy to implement exponential circuit 
in CMOS technology is presented in this paper. The pro-
posed method is based on the new approximation function 
optimized by linear least squares approach to extend the 
output dynamic range. The current mode method is em-
ployed for realization of circuits, because of simple cir-
cuitry and intuitive topology. Unlike to the some reported 
circuits which were designed in the subthreshold region, 
the proposed design operates in the saturation region 
which provides acceptable bandwidth for the circuit. In 
order to validate the circuit performance, the post layout 
simulation results are presented using HSPICE and Ca-
dence with TSMC level 49 (BSIM3v3) parameters for 
0.18 μm CMOS technology. The results demonstrate 78 dB 
output dynamic range with the linearity error less than 
±0.5 dB which shows a remarkable improvement in com-
parison with previously reported works. A bandwidth of 
67 MHz, maximum power consumption of 0.326 mW under 
supply voltage of 1.5 V, and 0.77% error for temperature 
variations are further achievement of the design.  
Keywords 
Exponential function, new approximation, analog 
circuit, high precision 
1. Introduction 
Computational circuits are important building blocks 
which are utilized in various applications in the field of 
signal processing. Exponential, logarithm, multiplication, 
division, squaring, square rooting are main functions which 
realize a multitude of circuits with a lot of applications. 
Multiplier and divider circuits are very useful in telecom-
munication circuits, fuzzy controllers and neural networks. 
Exponential (EXP) circuits are employed in medical 
equipments [1], hearing devices [2] or disk drives [3]. 
Squaring circuits represent the basic cell for realizing any 
continuous function, using function synthesizer circuits [4], 
[5]. Square rooting circuits are used in RMS to DC con-
verters, function synthesizer and fuzzy systems [6]. 
Among these computational circuits, Exponential 
Function Generator (EXPFG) circuit is difficult to imple-
ment, because of its inherent nonlinear behavior. The im-
portance of this function originates from the fact that it is 
utilized as a part of automatic gain controllers or variable 
gain amplifiers (VGA) [7], [8]. The most important aspects 
of EXPFG circuits include output dynamic range, linearity 
of the output in dB, accuracy, power consumption, and area 
efficiency. In the following, the literature review verified 
that most of the above mentioned parameters have a trade 
off with each other, and then different design techniques 
have been presented [10–21] to satisfy the compromise 
between the characteristics. 
Considering the types of transistors, two groups of 
implementation using BJT and MOS transistors exist in the 
literature: the first approach is based on using exponential 
characteristic of bipolar transistor to obtain exponential 
function. The main drawback of using bipolar transistor is 
the nonzero value of the base current, and also its depend-
ency to the temperature which causes large errors in the 
resulted exponential function [9]. The second group is 
based on the MOS transistor which employs exponential 
current-voltage characteristic of the transistor in subthresh-
old region. However, the poor circuit frequency response 
and narrow input dynamic range are the disadvantages of 
this method, which originates from very small drain cur-
rents for charging and discharging of the transistor parasitic 
capacitances [10–13]. 
Considering the mathematical techniques, three meth-
ods have been presented. The first group emphasizes on the 
use of expansion of the EXP functions using Taylor series 
[14], [15]. The main weakness of this method is given by 
the relatively small output dynamic range, because of ne-
glecting superior-order terms in Taylor series. In the case 
of using higher-order terms, accuracy will be increased as 
well as the output dynamic range; however complex cir-
cuits with more silicon area are required. Therefore a trade-
off between the overall circuit precision and the silicon 
area must be made.  
The second group uses piecewise linear approxima-
tion method [16–18], which requires appropriate position-
ing of the breakpoints. The poor accuracy in the break-
points as well as the complexity of the circuits are the dis-
advantages of this method. Also, another question is: where 
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and how many breakpoints should be selected. Although 
this problem has been examined in detail for sine function 
synthesis [19], there is no strategy for breakpoint selection 
of EXP function. 
The third group deals with presenting new approxi-
mations of function in a limited range [14], [15], [20], [21] 
in which each term of the approximated series is realized 
using a voltage-mode [14], [15] or current-mode [20] cir-
cuits. The method presented in [14], [15] use pseudo-expo-
nential functions which result in simple realization of the 
circuits and relatively low power consumption, however 
the precision and dynamic range have been sacrificed. 
Higher-order terms proposed in [20] benefit from higher 
dynamic range in comparison with above mentioned meth-
ods, at the cost of complex implemented circuits and lack 
of area efficiency which leads to increasing in power dissi-
pation. Beside these classifications, designing the circuit 
with single power supply is preferred to those in dual 
mode; while the circuits reported in [7], [10], [13–15], [18], 
[19] require dual supply voltages. In conclusion, a circuit 
with wide dynamic range, high accuracy and low power 
consumption is expected as a further work. We introduced 
a method in [21] to satisfy these properties as well. 
This paper proposes a new approximation for expo-
nential function which significantly extends the dB-linear 
output dynamic range of the EXPFG circuit. The new 
function is obtained by using linear least squares approach 
to allocate optimum coefficient of a new fitted function on 
the EXP function. The resulted topology provides a 78 dB 
output range with the linearity error as low as ±0.5 dB, 
which demonstrates a significant improvement in compari-
son with the previously reported works. Unlike to the some 
reported circuits which were designed in the subthreshold 
region, the proposed configuration operates in the satura-
tion region, thus provides acceptable bandwidth for the 
circuit. In addition, Monte Carlo analysis is performed to 
verify the robustness of the circuit against the process vari-
ation. Also, HSPICE and Cadence simulators are utilized to 
validate the theoretical formulations. The paper is orga-
nized in 6 sections: The proposed approach for implemen-
tation of EXP function is presented in Sec. 2, followed by 
the transistor level design of the proposed approximation in 
Sec. 3. In Sec. 4, post layout simulation results are pre-
sented to prove the efficiency of the design. The perfor-
mance analysis of the circuit is presented in Sec. 5, and 
finally, conclusions are outlined in Sec. 6. 
2. Proposed Approach 
The proposed approach begins with presenting a new 
approximation formula for the exponential function as: 
 4 2ex ax bx cx d      (1) 
where a, b, c and d are the coefficients and x is the inde-
pendent variable. In order to avoid complex circuitry con-
figuration, specific terms including x4, x2 and x as well as 
a constant value of d are only considered. In other words, 
the main difference in the proposed approximation rather 
than conventional approximations presented in [14], [18], 
[21] is simpler and more accurate realization in the CMOS 
technology. Moreover, in comparison with these works the 
input range of the resulted function is wider. The reason for 
choosing the above mentioned terms is that the term x2 can 
be readily realized using a squarer (SQ) circuit, and two 
cascaded SQ circuits are used to provide the term  x4. Also 
the term x is directly generated through the input with 
proper gain as a coefficient. 
It should be pointed out that in the exponential func-
tion circuits, there is a tradeoff between the accuracy and 
the input/output dynamic range; a narrow dynamic range 
results in higher precision, while a wide dynamic range 
usually decreases the accuracy of the circuit.  
The objective of this paper is presenting a method to 
design a circuit which provides high precision performance 
as well as the wide input/output dynamic range. The pro-
posed idea can be briefly explained as follows: 
In order to increase the precision of EXP circuit, the 
input range (amplitude of the input signal) of the circuit is 
halved. In the next phase, the decreased signal range is 
compensated by squaring output signal. This means that in 
the first phase a high accurate circuit is implemented, and 
in the second, wide output range is expected. The overall 
procedure can be explained by the following equation: 
  20.5e  e  x x .  (2) 
In the view of circuit realization, the structure consists 
of two stages; function of e0.5x is realized in the first stage, 
then the resulted output is applied to the SQ circuit such 
that the final circuit implements function of ex.  
The coefficients of polynomial in (1) are calculated 
using linear least squares optimization method which found 
as: a = 0.01471, b = –0.3623, c = 2.306 and d = 0.1118. In 
this regard, MATLAB curve fitting toolbox is employed. In 
the first step, the desired interval for the fitting is defined in 
the command window which is [0 9]. Secondly, the func-
tion for the mentioned interval is defined. In the next step, 
custom type of polynomials including coefficients and 
terms are defined which are a, b, c and d for coefficients and 
 
Fig. 1. Approximated EXP function using linear least squares 
method. 
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and x4, x2, x for terms. In the next step method of fitting is 
chosen which is linear least squares approach. Finally, the 
polynomial of ax4+bx2+cx+d is fitted on the exponential 
function in the defined interval and the optimized coeffi-
cients as well as the RMSE error are given. Therefore the 
final approximation formula for function of e0.5x is given by: 
 0.5 4 2e  0.01471 –  0.3623  2.306  0.1118x x x x    (3) 
where 0 < x < 9. In order to simple implementation of the 
above approximation, considering circuitry conditions, the 
following formula is derived: 
    4 20.5e  0.348 –  0.602  2.306 0.1118x x x x   . (4) 
The approximated curve (dashed line) and ideal 
exponential function (solid line) are shown in Fig. 1. 
3. Circuit Description 
The design procedure of the circuit begins with the 
selection of bias current of 10 μA as a normalized current. 
The main building block which is employed in the EXPFG 
circuit is current squaring circuit shown in Fig. 2(a). Con-
sider a loop of MOS transistor M1 to M4; writing KVL in 
the gate-source voltages of these transistors yields: 
 GS1 GS2 GS3 GS4V V V V   .  (5) 






  ; Replacing in (5) and assuming that 
transconductance parameter and threshold voltage of all 
transistors are well matched, we have:  
 DS1 DS2 DS3 DS4I I I I   .  (6) 
Deriving currents of IDS3 and IDS4 by KCL at nodes A and B: 
 
DS3 SQ in ,I I I    (7) 
 
DS4 SQ inI I I    (8) 
where Iin and ISQ represent input and squaring currents, 
respectively. 
Since IDS1 = IDS2 = IB, (IB is the bias current) 
substituting (7) and (8) into (6) and then squaring both 
sides twice, the output of the circuit can be derived as: 
 
(a)         (b) 
Fig. 2. Current-mode SQ circuit: (a) presented in [22], (b) 
modified circuit. 
 










  .  (9) 
It can be clearly seen that the squaring of input current 
is obtained at the output. Also, the bias current of IB is 
considered as a normalized current. 
In order to simple using of SQ circuit, it is better to 
consider the output current as Iin
2/IB. Therefore, the modi-
fied circuit of Fig. 2(b) is presented to provide the required 
function. This can be readily done by applying IDS3 = ISQ/4 
+ Iin + IB and IDS4 = ISQ/4 – Iin + IB. Following the above 
procedure, the desired output is obtained. 
The proposed block diagram for implementation of 
EXPFG circuit is shown in Fig. 3.  The term of (0.348x) 4 is 
implemented in the upper branch by cascading two SQ 
circuits in the circuitry form of (0.348Iin)
4/IB
3. The middle 
branch realizes (0.602x)2 in the form of (0.602Iin)
2/IB using 
single SQ circuit. The next branch realizes linear term of 
approximation which composed of a current mirror with 
the gain of 2.306, and finally, the DC current source im-
plements the constant term of 1.118 μA. Take notice that 
since the circuit is designed in the current mode, current 
mirrors with defined gains are employed to realize coeffi-
cients of (4), (a, b, c and d). 
4. Post Layout Simulation Results 
In this section, HSPICE and Cadence simulators are 
utilized to prove the performance of the circuit for 0.18 μm 
CMOS technology. The layout pattern of the EXPFG cir-
cuit drawn by Cadence is depicted in Fig. 4 which verifies 
that the circuit can be realized in 75 μm  43 μm active 
area. Figures 5 and 6 demonstrate HSPICE results of the 
circuit in the exponential form (e0.5Iin) and linear mode, 
respectively, which shows an output range of 38 dB. It is 
compared with the ideal output which is confirmed by 
simulation results obtained by HSPICE. The error meas-
urement is shown to validate the precision of the circuit in 
which the average of error is 0.16 dB. As discussed, in order 
to have higher accuracy, in the second phase by squaring 
e0.5Iin the full exponential function (eIin) is generated. 
Figure 7 shows the exponential output of the circuit in  
the form of eIin with 78 dB output dynamic range. In addition, 
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Fig. 4. Layout pattern of the proposed EXPFG circuit. 
 
Fig. 5. HSPICE simulation result for e0.5Iin function. 
 
Fig. 6. HSPICE result of e0.5Iin in dB scale. 
the average error of 0.29 dB shows a highly accurate per-
formance of the circuit. 
To prove the efficiency of the circuit, frequency re-
sponse is provided. Since some reported works work in 
subthreshold region [10–13], and some others have complex 
structure [11], [15], [21], thus their bandwidth is limited, 
while in this work all of the transistors are biased in the 
saturation region. Frequency response of the EXPFG circuit 
in Fig. 9 demonstrates that –3dB bandwidth is 67 MHz.  
In order to calculate –3dB bandwidth of the circuit, the input 
 
Fig. 7. HSPICE simulation result for eIin function. 
 
Fig. 8. HSPICE simulation result of eIin in dB scale and its 
error measurement. 
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Fig. 10. Power dissipation of the proposed circuit versus 
different input currents. 
signal is set to the value that the output current be 1 dB, 
and then the frequency in which the gain is –3 dB is 
calculated. 
Figure 10 illustrates the power consumption of the 
EXPFG circuit for different input currents. As expected, 
the power dissipation is increased when the input current 
increased. The maximum power consumption is obtained 
0.326 mW with the input current of 90 μA, while the aver-
age of power consumption is found as low as 0.248 mW. 
5. Error Analysis in the Circuits 
The error analysis of EXPFG circuit is examined in 
this section. Considering (1), the main error sources origi-
nate from terms of x2 and x4, which are implemented by SQ 
and two cascaded SQ circuits, respectively. As discussed, 
SQ circuit is designed using translinear loop, which was 
considered in an ideal form, and then (5) was derived, 
while the body effect was ignored. In a MOS transistor 
body effect is given by: 
  t t0 b SB b2 2V V V        . (10) 
Since bulk of transistors M2 and M4 are connected to 
the source terminal, therefore VSB = 0 and then Vt = Vt0, 
while in M1 and M3 transistors VSB ≠ 0. Supposing the 
probable mismatch for transistors M1 and M3 as: 
 GS1 t1 1,V V V     (11) 
 GS3 t3 3.V V V    (12) 
Substituting (11) and (12) into (5) yields: 
 
1
t1 1 GS2 t3 3 GS4V V V V V V         (13) 
where Vt1 = Vt + , Vt3 = Vt –  and  is the mismatch value 
among Vt1 and Vt3.  
Considering IB = K∆V
2 then by some algebra, the 
















   

 (14) 
Subtracting (14) from (9), and ignoring high-order 
terms containing ∆Vn (n = 3,4,5) and also δ2, error of the 
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K V
   

 (15) 
where |I’error|2 is the error of SQ circuit. The same analysis 
is simply carried out for two cascaded SQ circuits which 
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  (17) 
where |I’error|4 is the error of two cascaded SQ circuits. 
Considering (15) and (17), the mismatch error for threshold 
voltages can be neglected as long as: 




     (18) 
Replacing (15) and (17) into (3), the error quantity for 
EXPFG circuit is computed as follows: 
 
error error error4 2
0.0147( ) 0.3623( ' )I' I' I  . (19) 
This equation implies that the error of two individual 
blocks are subtracted, thus the error at the output of 
EXPFG circuit is smaller than the errors in each SQ and 
two cascaded SQ circuits. Also, the coefficients of errors 
are less than 1 (0.0147 and 0.3623). This means that each 
resulted error is reduced which in turn degrades the overall 
error of the circuit. In order to verify this analysis and also 
to evaluate circuit robustness against the process variation, 
the Monte Carlo statistical analysis is carried out taking 
±5% Gaussian distribution in the variation of transistors 
threshold voltage. The simulation results are shown in 
Fig. 11 where 64% of the occurrences lead to the error less 
than ±1%, while 13% of samples occurred with the error 
more than ±2%. Take notice that to calculate the error, 
output current (not ideal output) is compared with those 
obtained by Monte Carlo analysis. To prove the high line-
arity of the proposed circuit in dB against the process toler-
ances, the same analysis with the similar conditions of 
previous simulation is performed. The simulation results 
are shown in Fig. 12, and demonstrate that 84% of the 
samples have the error of less than ±0.6 dB, and just 6% of 
the occurrences lead to the error of more than ±1 dB. Also, 
the mismatch of the transconductance parameter can be 








where K is a mean value and ∆k is a mismatch percentage 
of the parameter. Assuming this, (6) becomes: 
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       
 (21) 
where I”out is the output of the squaring circuit. Simplifying 
(21) and ignoring terms containing ∆k2 (because ∆k << 1), 














Subtracting (22) from (9), following the same proce-
dure of above mentioned mismatch for threshold voltage, 
then by some algebra one can find the error quantity for 
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kI I k I I kI
I
I I I k I k I I k
     
      
(24) 
Replacing (23) and (24) into (3), the error quantity for 
EXPFG circuit is computed as:  
 
error error error4 2
" 0.026( " ) 0.147( " ).I I I   (25) 
Considering that the coefficients in (25) as well as 
|I’error|4 and |I’error|2 are less than one, we can ignore the 
mismatch of transconductance parameters. The Monte 
Carlo analysis is also carried out for this parameter in 
variation of aspect ratio of the transistors (considering 
K = 0.5μ0COX (W/L)). The result is shown in Fig. 13. For 
channel length modulation effect, it is well known that, for 
long channel MOS transistors, the perfect square-law 
equation agrees with experimental results to a great extent 
[24], and since channel length for the core circuit (squaring 
circuit) is 3.8 µm, therefore, this effect can be negligible. 
Another factor which affects the circuit performance 
is temperature variation which originates from dependency 
of the threshold voltage in CMOS circuits to the tempera-
ture. Considering the threshold voltage of MOS transistor 
as: 
 ss






         (26) 
wherems = T ln(NANG/ni2) is the contact potential differ-
ence between gate and substrate, NG and NA are the gate 
and substrate doping levels, respectively and ni is the in-
trinsic electron-carrier concentration of Si, Qss the surface-
state charge density per unit area, and Cox the oxide capac-
itance;  is a body effect parameter and F = T ln(NA/ni) is 
the Fermi potential of substrate with the thermal voltage of 
T = kT/q. In the above equation, both of ms and F de-
pends onT, and are only parameters which depend on 
threshold voltage (VT/T) which can be written as [23]: 





T T T T
   

   
  
   
 (27) 
 
Fig. 11. Monte Carlo analysis of EXP circuit for relative error. 
 
Fig. 12. The result of Monte Carlo analysis against the process 
variation to prove the linearity of the circuit. 
 
Fig. 13. Monte Carlo analysis for mismatch in transconduct-
ance parameters in EXPFG circuit. 
In order to examine the performance of EXPFG cir-
cuit versus temperature tolerances, SQ circuit which is the 
main block in EXPFG as well as the current mirrors are 
discussed separately: In the current mirror circuits, corre-
sponding transistors carry equal drain-to-source currents 
because of equal voltages of VGS and VDS. Since these volt-
ages of corresponding transistors are equal in all condi-
tions, any variations in threshold voltage are automatically 
compensated. Thus, the performance of the circuit does not 
depend for the probable temperature tolerances. Regarding 
SQ circuit, the output formula demonstrates dependency to 
the threshold voltage. As we discussed, the circuit is based 
on the translinear principle which obtains from a loop of 
gate-to-source voltages. Considering (15) and (17), this 
voltage is affected by threshold voltage and consequently 
by temperature variation. One can see the effect of thresh-
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Considering (28),  is very small in comparison with 
constant voltage of V which is proportion of bias current. 
Therefore, it is negligible in the terms of (V + 2) and 
(V + 4). Accordingly, in the term of (1 + 2/V),  is 
divided to V which is very large. On the other hand, the 
concluded value is added to 1.  
As a result, threshold voltage tolerances caused by 
temperature variation do not notably influence the perfor-
mance of the main building block e.g. SQ circuit. For the 
complete circuit the simulation is carried out and shown in 
Fig. 13, where the relative error of the circuit versus tem-
perature validates the robustness of the EXPFG circuit 
against temperature variations. In this simulation, output of 
EXPFG at 20°C is supposed as the non-error output, and 
then the circuit is simulated in different temperatures. The 
results show that the maximum error occurred at –40°C 
with 0.77% error. 
For channel length modulation effect, it is well known 
that, for long channel MOS transistors, the perfect square-
law equation agrees with experimental results to a great 
extent [24], and since channel length for the core circuit 
(squaring circuit) is 3.8 µm, therefore, this effect can be 
negligible. In order to show the applicability of the pro-
posed EXP circuit, it is used to realize a dB-linear variable-
gain amplifier (VGA) shown in Fig. 15, an important ap-
plication in radio engineering field [25], [26]. The pro-
posed VGA employs the exponential characteristic realized 
in Fig. 3 and also a multiplier/divider which is imple-
mented based on the circuit of Fig. 1 using square-differ-
ence algebraic identity: (x + y)2 − (x − y)2 = 4xy. Therefore 
using two squaring circuits and one subtractor, the desired 
output using (9) is derived as: 
 out(EXP)
out(VGA) out2(VGA) out1(VGA) in(VGA)
B
I
I I I I
I
    (29) 
where IB is the reference current, Iout(EXP) represents the 
output current of EXP circuit, having the output current 
explained in Fig. 3 (IB exp(Iin/IB)), while Iout(VGA) expresses 
the output current of the dB-linear VGA circuit. Then, by 











  (30) 
Thus, the gain G of VGA circuit can be exponentially 
tuned by current of Iin through the EXP circuit. 
Table 1 summarizes the related results of EXPFG 
circuit  and allows a deeper  comparison. Ref.  [10] benefits 
from high dB gain, but it needs double power supply, and 
also its bandwidth and output range are limited to 
0.105 MHz and ±48 dB respectively, while our proposed 
circuit range is 0 to 78 dB. Note that Refs. [7] and [10] 
have been designed in weak inversion, thus their power 
consumption is low. As seen their bandwidth is narrow, 
and also they use double power supply. Ref. [15] benefits 
from lower power dissipation and acceptable precision, but 
they  suffer  from  low  bandwidth and poor output dynamic 
 




































[7] 71 0.3 0.181 ± 0.75 0.013 0.35 
[10] 96 ±0.5 0.105 ± 0.75 0.0063 0.35 
[11] 48 ±0.5 3 1.8 0.549 0.18 
[12] 40 ±0.75 NA 1.5 0.6 0.35 
[15] 66 ±0.5 31 ± 0.75 0.17 0.18 
[16] 41 ±1 168.8 2.5 0.535 0.13 
[20] 70 ±1 32 1 0.08 0.18 
Proposed 78 ≤ ±0.5 67 1.5 0.326 0.18 
Tab. 1. Comparative parameters of the proposed circuit with 
other recent works. 
range. Ref. [21] has a good performance in output dynamic 
range and power consumption, but its accuracy is compar-
atively low. In fact, we sacrificed the power consumption 
by implementing higher-order terms at the cost of more 
accuracy. In addition, its bandwidth is as low as one-half of 
the proposed circuit. 
6. Conclusion 
In this paper, a new CMOS exponential circuit has 
been presented. The proposed circuit enjoyed these attrac-
tive features: 1) Presenting a new approximation for expo-
nential function in the defined range. 2) Extending output 
dynamic range by proposing cascaded stages up to 78 dB. 
3) Obtaining very accurate performance with average error 
less than 0.3 dB. 4) Achieving satisfactory bandwidth re-
sulted from current-mode realization which provided sim-
ple and intuitive configuration 5) Demonstrating acceptable 
performance against the process variation. 
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